3 Commits

Author SHA1 Message Date
e512cac398 some Details and Review - ready for make 2026-02-24 20:43:06 +01:00
13aee50b80 Routing PCB -v2 2026-02-22 18:45:51 +01:00
fdf4876a2b PCB work, everything except routing 2026-02-01 17:13:21 +01:00
29 changed files with 13363 additions and 102056 deletions

Binary file not shown.

After

Width:  |  Height:  |  Size: 320 KiB

Binary file not shown.

After

Width:  |  Height:  |  Size: 418 KiB

View File

@ -1,6 +1,6 @@
{
"board": {
"active_layer": 0,
"active_layer": 33,
"active_layer_preset": "All Layers",
"auto_track_width": true,
"hidden_netclasses": [],

View File

@ -58,7 +58,12 @@
"width": 0.0
}
],
"drc_exclusions": [],
"drc_exclusions": [
"courtyards_overlap|116847500|113255000|4b518c68-cacc-4ba0-bdd7-4ed203d87dd8|c5b5c5e2-5bf5-406f-bc2c-791c87e4bd5a",
"courtyards_overlap|116847500|116747500|4b518c68-cacc-4ba0-bdd7-4ed203d87dd8|ce87971b-d681-44d7-9fb7-23a15933148a",
"courtyards_overlap|126372500|116747500|1094a2e1-479d-4870-8b87-1411fc6da792|4b518c68-cacc-4ba0-bdd7-4ed203d87dd8",
"courtyards_overlap|130322874|113255000|4b518c68-cacc-4ba0-bdd7-4ed203d87dd8|ee659d06-72c1-451a-8938-35a721a086e2"
],
"meta": {
"version": 2
},
@ -96,7 +101,7 @@
"padstack": "warning",
"pth_inside_courtyard": "ignore",
"shorting_items": "error",
"silk_edge_clearance": "warning",
"silk_edge_clearance": "ignore",
"silk_over_copper": "warning",
"silk_overlap": "warning",
"skew_out_of_range": "error",
@ -178,7 +183,9 @@
}
],
"track_widths": [
0.0
0.0,
0.508,
1.27
],
"tuning_pattern_settings": {
"diff_pair_defaults": {
@ -489,7 +496,7 @@
"gencad": "",
"idf": "",
"netlist": "../../../../../../",
"plot": "",
"plot": "/home/tgohle/Desktop/git/ToGo-Lab/0004-DenshaBekutoru/KiCad/0004-DenshaBekutoru_PCB_v0.2/",
"pos_files": "",
"specctra_dsn": "",
"step": "",

Binary file not shown.

Before

Width:  |  Height:  |  Size: 66 KiB

Binary file not shown.

After

Width:  |  Height:  |  Size: 263 KiB

File diff suppressed because it is too large Load Diff